



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/838,764	04/19/2001	Frankie F. Roohparvar	400.081US01	1344

27073 7590 07/02/2004

LEFFERT JAY & POLGLAZE, P.A.  
P.O. BOX 581009  
MINNEAPOLIS, MN 55458-1009

EXAMINER

CHAUDRY, MUJTABA M

ART UNIT	PAPER NUMBER
----------	--------------

2133

DATE MAILED: 07/02/2004

3

Please find below and/or attached an Office communication concerning this application or proceeding.

Sp

# Office Action Summary

Application No.

09/838,764

Applicant(s)

ROOHPARVAR, FRANKIE P.

Examiner

Mujtaba K Chaudry

Art Unit

2133

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 19 April 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) 31-56 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 April 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- |                                                                                                    |                                                                             |
|----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input checked="" type="checkbox"/> Interview Summary (PTO-413)          |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)               | Paper No(s)/Mail Date. <u>3</u> .                                           |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>2</u> .                                                                   | 6) <input type="checkbox"/> Other: _____.                                   |

## DETAILED ACTION

### *Election/Restrictions*

A provisional restriction requirement was made on Monday, June 20<sup>1</sup>, 2004 with Applicant's Attorney, Andrew C. Walseth (612-312-2207). See interview summary attached. Examiner hereby makes acknowledgement of Applicant's oral election without traverse of Group I, which includes claims 1-30 and are classified in class 714/710.

Applicant is also reminded that affirmation for the elected group and cancellation of nonelected claims of Group II, which includes claims 31-44 and 49-52, classified in class 714/6, Group III, which includes claims 45-48, classified in 714/741, and Group IV, which includes claims 53-56, classified in 438/14 must be made in subsequent communication.

Claims of Group I, consisting of claims 1-30 are herein considered for examination. Claims 31-56 are withdrawn from consideration. (37 CFR 1.144) See MPEP § 821.01. As for the record, the following is a formal restriction with regards to Groups I, II, III and IV.

Restrictions to one of the following inventions is required under 35 USC 121:

- I. Claims 1-30, drawn to a flash memory device with primary and redundant memory cells, classified in class 714, subclass 710.
- II. Claims 31-44 and 49-52, drawn to a processor based flash memory system and operation thereof, classified in class 714, subclass 6.
- III. Claims 45-48, drawn to a method including the preprogramming of the flash memory device, classified in class 714, subclass 741.

Art Unit: 2133

IV. Claims 53-56, drawn to a method including the manufacturing the flash memory device, classified in class 438, subclass 14.

The inventions are distinct, each from the other because of the following reasons:

Inventions Group I, a flash memory device with primary and redundant memory cells and Group II, a processor based flash memory system and operation thereof are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because the claims of Group I do not require the limitations of providing a processor based flash memory system and operation thereof. The subcombination has separate utility such as in a single networked environment.

Inventions Group I, a flash memory device with primary and redundant memory cells and Group III, a method including the preprogramming of the flash memory device. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because the claims of Group I do not require the limitations of a method including the preprogramming of the flash memory device. The subcombination has separate utility such as in a single networked environment.

Inventions Group I, a flash memory device with primary and redundant memory cells and Group IV, a method including the manufacturing the flash memory device. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because the claims of Group I do not require the limitations of a method including the manufacturing the flash memory device. The subcombination has separate utility such as in a single networked environment.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group II, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group III, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group IV, restriction for examination purposes as indicated is proper.

### *Drawings*

New formal drawings are required in this application. The drawings submitted in this application are acceptable for examination purposes only. Applicant is advised to employ the

Art Unit: 2133

services of a competent patent draftsman outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

***Claim Rejections - 35 USC § 103***

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35

U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nozoe et al. (USPN 6351412).

As per claims 1, 8, 12, 17, 20, 24 and 28, Nozoe et al. (herein after: Nozoe) substantially teaches a nonvolatile memory device having an error correcting function, capable of outputting read-out data (uncorrected) while simultaneously generating syndromes. After the syndrome formation, the memory device outputs an error status signal (ERR) and, depending on the presence or absence of an externally supplied request (SC), again outputs read-out data (this time corrected). Nozoe teaches (col. 1-2, lines 1-68) a memory device comprising: a memory array made of a plurality of nonvolatile memory cells arranged in matrix fashion, each of the nonvolatile memory cells being furnished with a control gate and a floating gate and having a

Art Unit: 2133

threshold voltage corresponding to data held therein; and an error correcting circuit which receives data read from a plurality of memory cells in the memory array and which corrects any error included in the read-out data: wherein the read-out data are sent in a predetermined block from the memory array to the error correcting circuit while being externally output simultaneously; wherein the error correcting circuit externally outputs, either upon completion of the data output or immediately thereafter, an error status signal indicating whether any error is included in the read-out data; and wherein upon detection of any error in the read-out data of the predetermined block from the memory array, the error correcting circuit corrects the error.

Nozoe teaches (cols. 9-10 and Figure 2) a flash memory with the ECC circuit of FIG. 1 mounted on a single semiconductor chip. The memory arrays 20a and 20b are made of nonvolatile memory cells arranged in matrix fashion, each of the cells being constituted by an insulated gate field effect transistor with a floating gate. In the memory arrays, a plurality of word lines and a plurality of bit lines intersect to form a grid pattern. At each point of intersection between a word line and a bit line is a memory cell MC. The control gates of memory cells in a single row are connected to a word line. Alternatively, each word line itself may be arranged to form gate electrodes of memory cells. The drain of each memory cell is connected to the corresponding local bit line which in turn is rendered connectable to a main bit line through a selection MOSFET. Word decoders 21a and 21b decode an externally input address signal to bring the corresponding word lines to the selected level in the memory arrays 20a and 20b. Data registers 22a and 22b are connected to the bit lines in the memory arrays 20a and 20b and hold read-out data or data to be written. A sense latch circuit 23 connected to the bit lines in the memory arrays 20 amplifies and retains read-out data. The data amplified by the sense latch

Art Unit: 2133

circuit 23 can be transferred to the data registers 22a and 22b through the bit lines in the memory arrays 20a and 20b. Column multiplexers 24a and 24b transmit read-out data from the data registers 22a and 22b to the ECC circuit 10 in a predetermined sequence. A column control circuit 25 comprises an address counter and a decoder. The address counter is updated by an externally supplied serial clock SC, and the decoder decodes the value on the address counter to create control signals for the column multiplexers 24a and 24b. An input/output circuit 26 supplies the word decoders 21a and 21b with an externally input address signal, feeds the error correcting circuit 10 with externally entered data, and outputs corrected data from the error correcting circuit 10 to the external terminal 30. A command decoder 27 decodes a command code given by an external microprocessor or the like. A control circuit 28 successively generates control signals for circuits within the memory in order to execute processes specified by externally supplied commands. Effective commands for use by the flash memory of this embodiment include a read command, a write command and an erase command. With this embodiment, externally issued command codes are input through the external terminals 30 which also handle addresses and write data; the input codes are then forwarded to the command decoder 27 via the input/output circuit 26. Because addresses, data and command codes are all input and output through the same external terminals, the number of terminals is far smaller than that in effect if such address, data or command codes. Control signals entered externally into the control circuit 28 include a reset signal RES, a chip selection signal CE, a write control signal WE designating either a read or a write operation, an output control signal OE providing output timing, a serial clock SC, and a command enable signal CDE designating either a command or an address input. Control signals sent by the control circuit 28 to the outside



include a ready/busy signal R/B indicating whether an external command input is acceptable. In addition to the above circuits, the flash memory comprises an internal voltage generating circuit 31 and a clock generating circuit 32. Based on an external supply voltage  $V_{cc}$  of 3.3V, the internal voltage generating circuit 31 generates voltages needed inside the chip such as a substrate potential, a write voltage, a read voltage and a verify voltage. The clock generating circuit 32 generates a clock (CK) required to control the internal operations. The Examiner would like to point out that Nozoe teaches that there may be added a defective address register that retains a location (address) of a defective bit, an address comparator that compares a Y address with a defective address, and a redundancy circuit that replaces a selected memory column with a spare memory portion at the time of an address match. Illustratively, the flash memory of this embodiment includes the two memory arrays 20a and 20b corresponding to the data registers 22a and 22b. Each of the data registers 22a and 22b is arranged to amplify and hold data from memory cells of a single row sharing a word line in the applicable memory array. The read-out data held in the two data registers 22a and 22b are supplemented in increments of four bits with four dummy bits to constitute a 12-bit data structure or the like before the data are transferred to the ECC circuit 10 by the column multiplexers 24a and 24b.

Nozoe does not explicitly teach a state machine to execute an algorithm based on the error code stored in the register as stated in the present application.

However, Nozoe does teach (col. 14) a nonvolatile memory card according to claim 6, wherein the threshold voltage of each of said plurality of memory cells is any one of a first threshold voltage region considered to denote an *erase state* and of a plurality of threshold voltage regions that differ from said first threshold voltage region and which are regarded as

Art Unit: 2133

representative of a *write state*. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to include a state machine with in the methods and apparatus of Nozoe. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that in order to run various algorithms, for example erase state/write state, a state machine would be convenient in the process.

As per claims 2, 16, 18, 21 and 29, Nozoe teaches, in view of above rejections, (col. 10, lines 24-38) the flash memory to comprise an internal voltage generating circuit 31 and a clock generating circuit 32. Based on an external supply voltage  $V_{cc}$  of, say, 3.3V, the internal voltage generating circuit 31 generates voltages needed inside the chip such as a substrate potential, a write voltage, a read voltage and a verify voltage. The clock generating circuit 32 generates a clock (CK) required to control the internal operations. Where necessary, there may be added a defective address register that retains a location (address) of a defective bit, an address comparator that compares a Y address with a defective address, and a redundancy circuit that replaces a selected memory column with a spare memory portion at the time of an address match.

As per claims 3, 15, 19, 22 and 30, Nozoe teaches, in view of above rejections, (Figure 8) an input/output circuit 26 supplies the word decoders 21a and 21b with an externally input address signal, feeds the error correcting circuit 10 with externally entered data, and outputs corrected data from the error correcting circuit 10 to the external terminal 30. A command decoder 27 decodes a command code given by an external microprocessor or the like. A control circuit 28 successively generates control signals for circuits within the memory in order

Art Unit: 2133

to execute processes specified by externally supplied commands. Effective commands for use by the flash memory of this embodiment include a read command, a write command and an erase command. Nozoe also teaches a nonvolatile memory card according to claim 6, wherein the threshold voltage of each of said plurality of memory cells is any one of a first threshold voltage region considered to denote an erase state and of a plurality of threshold voltage regions which differ from said first threshold voltage region and which are regarded as representative of a write state.

As per claims 4-7, 9-11, 13-14, 23 and 25-27, Nozoe teaches, in view of above rejections, (Figures 1-2) a flash memory embodying a ECC circuit 10 that comprises: a syndrome and correct code forming circuit 11 which successively receives one sector (e.g., 2,106 bytes) of data from a memory array and forms syndromes accordingly; an error judging circuit 12 for judging whether any error is included in the read-out data by checking to see if all formed syndromes are zeros; a correction location information generating circuit 13 for generating location information about faulty bits based on the formed syndromes; a coincidence detecting circuit 14 for checking to see which byte contains an error through comparison of three bytes (1 byte equals 12 bits) of data coming from the correction location information generating circuit 13; an error correcting circuit 15 for correcting any read error based on the generated correction located information; and a gate 16 for enabling and disabling the output of the correction location information generating circuit 13 to the error correcting circuit 15 in accordance with a detection signal from the coincidence detecting circuit 14. In Figure 2, Nozoe teaches a block diagram of the flash memory with the ECC circuit of FIG. 1 mounted on a single semiconductor chip. The memory arrays 20a and 20b are made of nonvolatile memory cells arranged in matrix

Art Unit: 2133

fashion, each of the cells being constituted by an insulated gate field effect transistor with a floating gate. In the memory arrays, a plurality of word lines and a plurality of bit lines intersect to form a grid pattern. At each point of intersection between a word line and a bit line is a memory cell MC. The control gates of memory cells in a single row are connected to a word line. Alternatively, each word line itself may be arranged to form gate electrodes of memory cells. The drain of each memory cell is connected to the corresponding local bit line which in turn is rendered connectable to a main bit line through a selection MOSFET.

Furthermore, Nozoe teaches the flash memory to have two memory arrays 20a and 20b corresponding to the data registers 22a and 22b. Each of the data registers 22a and 22b is arranged to amplify and hold data from memory cells of a single row sharing a word line in the applicable memory array. The read-out data held in the two data registers 22a and 22b are supplemented in increments of four bits with four dummy bits to constitute a 12-bit data structure or the like before the data are transferred to the ECC circuit 10 by the column multiplexers 24a and 24b.

a memory device comprising: a memory array made of a plurality of nonvolatile memory cells arranged in matrix fashion, each of the nonvolatile memory cells being furnished with a control gate and a floating gate and having a threshold voltage corresponding to data held therein; and an error correcting circuit which receives data read from a plurality of memory cells in the memory array and which corrects any error included in the read-out data: wherein the read-out data are sent in a predetermined block from the memory array to the error correcting circuit while being externally output simultaneously; wherein the error correcting circuit externally outputs, either upon completion of the data output or immediately thereafter, an error status signal indicating whether any error is included in

Art Unit: 2133

the read-out data; and wherein upon detection of any error in the read-out data of the predetermined block from the memory array, the error correcting circuit corrects the error.


### ***Conclusion***


The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nozoe teaches a nonvolatile memory device having an error correcting function, capable of outputting read-out data while simultaneously generating syndromes. Applicant is invited to read/review additional pertinent prior art that has been included herein.

Any inquiries concerning this communication should be directed to the examiner, Mujtaba Chaudry who may be reached at 703-305-7755. The examiner may normally be reached Mon – Thur 7:30 am to 4:30 pm and every other Fri 8:00 am to 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, Albert DeCady at 703-305-9595. The fax phone number for the organization where this application is assigned is 703-746-7239.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the receptionist at 703-305-3900.

  
Mujtaba Chaudry  
Art Unit 2133  
June 24, 2004

  
Albert DeCady  
Primary Examiner

# Examiner-Initiated Interview Summary

Application No.

09/838,764

Applicant(s)

ROOHPARVAR, FRANKIE F.

Examiner

Mujtaba K Chaudry

Art Unit

2133

## All Participants:

(1) Mujtaba K Chaudry.

(2) Andrew C. Walseth (612-312-2207).

Status of Application: new case

(3) \_\_\_\_\_.

(4) \_\_\_\_\_.

Date of Interview: 20<sup>1</sup> June 2004

Time: 1pm (Approx.)

## Type of Interview:

☒ Telephonic

☐ Video Conference

☐ Personal (Copy given to: ☐ Applicant ☐ Applicant's representative)

Exhibit Shown or Demonstrated: ☐ Yes ☐ No

If Yes, provide a brief description:

## Part I.

Rejection(s) discussed:

n/a

Claims discussed:

1-56

Prior art documents discussed:

n/a

## Part II.

### SUBSTANCE OF INTERVIEW DESCRIBING THE GENERAL NATURE OF WHAT WAS DISCUSSED:

A provisional restriction requirement was made on Monday, June 20, 2004 with Applicant's Attorney, Andrew C. Walseth (612-312-2207).

## Part III.

- ☐ It is not necessary for applicant to provide a separate record of the substance of the interview, since the interview directly resulted in the allowance of the application. The examiner will provide a written summary of the substance of the interview in the Notice of Allowability.
- ☐ It is not necessary for applicant to provide a separate record of the substance of the interview, since the interview did not result in resolution of all issues. A brief summary by the examiner appears in Part II above.

(Examiner/SPE Signature)

(Applicant/Applicant's Representative Signature – if appropriate)